CSCI 460—Operating Systems

Lecture 3

Memory Management-memory hierarchy

Textbook: Operating Systems by William Stallings

 $[\mathcal{C}, V^*, C]$

1. The Memory Hierarchy

- In the more recent decades, computer memory is not arranged in a linear fashion.
- The design constraints on memory rest on:
 - -1. Capacity.
 - -2. Speed (access time).
 - -3. Cost (unit cost).
- Their relationship
 - Faster Speed (access time) \rightarrow Greater Cost.
 - Greater Capacity \rightarrow Smaller Cost.
 - From these two, we have: Greater Capacity \rightarrow Slower Speed.
 - So you can't have Greater Capacity, Small Cost and Fast Speed at the same time!





Figure 1.14 The Memory Hierarchy

A.

2. Memory Hierarchy (cont.)

- If we look from top to bottom at Figure 1.14 (in Stallings), the following can be observed.
 - Cost is decreasing.
 - Memory capacity is increasing.
 - Speed is slowing down.
 - Frequency of access of memory by processor is decreasing.
- Why?
 - Locality of Reference.
 - Locality of reference is not only valid in OS. It is the basis for compiler optimization, computer architecture and database management (and recently in the Internet browsing).
- Thanks to the semiconductor industry (for building different kinds of storage media for us)!






Figure 1.15 Performance of a Simple Two-Level Memory





Figure 1.16 Cache and Main Memory



3. Cache Memory

Motivation.

- On all instruction cycles, the processor access memory at least once: to fetch the instruction, to fetch operands and/or store the results. Think of executing an assemble instruction: ADD C, A, B $(C \leftarrow A + B)$.
- In general memory access speed cannot match the processor speed. So it makes sense to exploit the principle of locality by building a small, fast memory between the processor and main memory.
- This fast memory, almost *invisible* from OS, is **cache**.
- The objective of cache memory is to speed up the memory so that it is almost as fast as the speed of processor and at the same time it provides a memory size which is large enough (for most jobs).
- Let's us look at the structure of a cache/memory system.

RA - Read Address




Figure 1.18 Cache Read Operations

13.

4. Cache Memory (cont.)

• Let's look at Figure 1.18. What problems can you see with this example?

- Cache design is beyond this course. But the following issues must be considered in general.
 - -1. Cache size.
 - -2. Block size. Suitable size of block will ensure that the hit ratio is high.
 - 3. Mapping function. When a block is read into the cache, the 1st question is to decide where we should put it. (2 hints: (A) When one block is read in, another one should be moved out, so we should minimize the probability that a moved-out block will be referenced again in the near future. (B) The more flexible the mapping function, the more time it takes to search the cache to find a block.)
 - -4. The replacement policy. (Can you think of some?)
 - 5. Write policy. If the contents of a block in the cache are changed, we should write it back to the main memory before replacing it. So when should this write operation takes place?



5 Performance Analysis of Two-level Memory

• Assume that we have two levels of memory, M_1, M_2 (M_1 is smaller, but faster.) Let's first look at the average system access time T_s .

$$T_s = H \times T_1 + (1 - H) \times (T_1 + T_2)$$

= $T_1 + (1 - H) \times T_2$ (1.1)

where

12

 T_s = average (system) access time

 $T_1 = \text{access time of M1 (e.g., cache, disk cache)}$

 T_2 = access time of M2 (e.g., main memory, disk)

H = hit ratio (fraction of time reference is found in M1)

• Let $\frac{T_1}{T_s}$ be the access efficiency, we have

$$\frac{T_1}{T_s} = \frac{1}{1 + (1 - H)\frac{T_2}{T_1}}.$$

We want this ratio to be close to 1.




Figure 1.23 Access Efficiency as a Function of Hit Ratio $(r = T_2/T_1)$

• Let's now look at the average cost per bit for the two-level memory, C_s .

$$C_s = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2} \tag{1.2}$$

where

 C_s = average cost per bit for the combined two-level memory

 C_1 = average cost per bit of upper-level memory M1

 C_2 = average cost per bit of lower-level memory M2

 $S_1 = \text{size of M1}$

 $S_2 = \text{size of M2}$

• To make C_s roughly the same as C_2 . We should make $S_1 \ll S_2$. $C_1 \gg C_2$ due to the hardware cost, which we can do very little to change it.) Notice that

$$\frac{C_s}{C_2} = \frac{\frac{C_1}{C_2} + \frac{S_2}{S_1}}{1 + \frac{S_2}{S_1}}.$$




Figure 1.22 Relationship of Average Memory Cost to Relative Memory Size for a Two-Level Memory




Figure 1.24 Hit Ratio as a Function of Relative Memory Size

- In practice,

 (1) Cache size: 1K~128K

 (2) Hit ratio > 0.75 almost

 all the time (=1=)