


16. Control Unit



MAR	
MBR	
PC	0000000001100100
IR	
AC	

(a) Beginning

MAR	0000000001100100
MBR	
PC	0000000001100100
IR	
AC	

$t_1: \text{MAR} \leftarrow (\text{PC})$

(b) First Step

MAR	0000000001100100
MBR	0001000000100000
PC	0000000001100101
IR	
AC	

$t_2: \text{MBR} \leftarrow \text{Memory}$
 $\text{PC} \leftarrow (\text{PC}) + 1$

(c) Second Step

MAR	0000000001100100
MBR	0001000000100000
PC	0000000001100101
IR	0001000000100000
AC	

$t_3: \text{IR} \leftarrow (\text{MBR})$

(d) Third Step

FIGURE 16.2. Sequence of events, fetch style

The Indirect Cycle

$t_1: \text{MAR} \leftarrow (\text{IR}(\text{Address}))$
 $t_2: \text{MBR} \leftarrow \text{Memory}$
 $t_3: \text{IR}(\text{Address}) \leftarrow (\text{MBR}(\text{Address}))$

The Execute Cycle

ADD R1, X

$t_1: \text{MAR} \leftarrow (\text{IR}(\text{address}))$
 $t_2: \text{MBR} \leftarrow \text{Memory}$
 $t_3: \text{R1} \leftarrow (\text{R1}) + (\text{MBR})$

The Interrupt Cycle

$t_1: \text{MBR} \leftarrow (\text{PC})$
 $t_2: \text{MAR} \leftarrow \text{Save-address}$
 $\text{PC} \leftarrow \text{Routine-address}$
 $t_3: \text{Memory} \leftarrow (\text{MBR})$

Internal CPU Organization




FIGURE 16.6. CPU with internal bus




FIGURE 16.10. Control unit with decoded inputs

PQ = 00	Fetch Cycle
PQ = 01	Indirect Cycle
PQ = 10	Execute Cycle
PQ = 11	Interrupt Cycle

$$C_5 = \bar{P} \cdot \bar{Q} \cdot T_2 + \bar{P} \cdot Q \cdot T_2 + P \cdot \bar{Q} \cdot (LDA + ADD + AND) \cdot T_2$$





Figure 17.4 Functioning of Microprogrammed Control Unit



(a) Horizontal microinstruction




Figure 17.2 Organization of Control Memory

Methods used to achieve high performance

- . **Bit-parallel memory**
- . **Bit-parallel arithmetic (carry look-ahead adder)**
- . **I/O processor**
 - **cpu speed vs. I/O speed**
 - **interrupt-driven**
- . **Memory interleaving**
 - **memory speed vs. cpu speed**

Ex. 4-way interleaving (ATLAS)

Straight storage format


A[0,0] A[0,1] A[0,2] A[0,3]
A[1,0] A[1,1] A[1,2] A[1,3]
A[2,0] A[2,1] A[2,2] A[2,3]
A[3,0] A[3,1] A[3,2] A[3,3]
memory bank

Skewed storage format

A[0,0] A[0,1] A[0,2] A[0,3]
A[1,3] A[1,0] A[1,1] A[1,2]
A[2,2] A[2,3] A[2,0] A[2,1]
A[3,1] A[3,2] A[3,3] A[3,0]

SIMD – using index register

- . **Associative memory**
 - **content-addressable memory**
 - **cache memory**



hit ration: 95%

principle of locality

temporal locality
spatial locality

. Multiple functional units

Ex. CDC 6600 – 10 functional units

. Pipelined functional units

pipelined adder

. Instruction look-ahead


. Instruction pipelining

**instruction fetch
decode
operand fetch
execute**


Ex. Amdahl 470 has 12 cycles/instruction

. Data pipelining

- pipelined vector processors





(a) Pipelined ALU



(b) Parallel ALUs

Figure 16.13 Approaches to Vector Computation.



(a) Pipelined ALU

(b) Four Parallel ALUs

Figure 16.14 Pipelined Processing.