


# A. Number Systems



Example. 21

(1) Decimal  $\rightarrow$  Binary

$$\begin{array}{r}
 2 \overline{) 21} \\
 \underline{2 \phantom{) 10} \dots 1} \\
 2 \phantom{) 10} \overline{) 5} \dots 0 \\
 \underline{2 \phantom{) 10} \overline{) 2} \dots 1} \\
 1 \phantom{) 10} \overline{) 2} \dots 1 \\
 \underline{1 \phantom{) 10} \overline{) 1} \dots 0} \\
 1 \phantom{) 10} \overline{) 1} \dots 0
 \end{array}$$

10101

(2) Binary  $\rightarrow$  Decimal

$$\begin{array}{r}
 4 \ 3 \ 2 \ 1 \ 0 \\
 10101_2 \\
 2^4 + 2^2 + 2^0 = 16 + 4 + 1 \\
 = 21
 \end{array}$$

(3) Binary  $\leftrightarrow$  Hexadecimal

$$\underbrace{0001}_4 \underbrace{0101}_4 \leftrightarrow 15_h$$

Note.

Decimal fraction  $\rightarrow$  Binary fraction

Ex. 0.81

$$\begin{array}{r}
 2 \times 0.81 \\
 2 \times \underline{1.62} \\
 2 \times \underline{1.24} \\
 2 \times \underline{0.48} \\
 2 \times \underline{0.96} \\
 2 \times \underline{1.92} \\
 2 \times \underline{1.84} \\
 : \\
 0.110011\dots
 \end{array}$$

## B. Digital Logic

### Boolean Algebra (George Boole, 1854):

Triple  $[K, \cdot, +]$  consisting of a finite set of elements  $K$ , subject to an equivalence relation “=” and two binary operators, “+” and “ $\cdot$ ”, such that for every element  $x$  and  $y \in K$ , the operations  $x+y$  and  $x \cdot y$  are uniquely defined and the following postulates are satisfied.

1. The operations are closed for all  $x$  and  $y \in K$ .  $x+y \in K$  and  $x \cdot y \in K$
2. Commutative laws  $A \cdot B = B \cdot A$   $A + B = B + A$
3. Distributive laws  $A \cdot (B+C) = (A \cdot B) + (A \cdot C)$   $A + (B \cdot C) = (A+B) \cdot (A+C)$
4. Associative laws  $A \cdot (B \cdot C) = (A \cdot B) \cdot C$   $A + (B+C) = (A+B) + C$
5.  $\exists$  Identity elements  $1 \cdot A = A$   $0 + A = A$
6. Inverse elements  $A \cdot \bar{A} = 0$   $A + \bar{A} = 1$

“Duality”

Note: When  $K = \{0,1\}$ , it is called ‘switching algebra’.

- Logic variables - true (1) or false (0)
- operations

AND	OR	NOT
( $\wedge$ )	( $\cup$ )	( $\sim$ )
( $\cdot$ )	( + )	( - )

### Boolean expression (Boolean function)

1.  $0, 1, x, \bar{x}$  are Boolean expression.
2. If  $A$  and  $B$  are Boolean expression, then  $\bar{A}, \bar{A}, A+B, A \cdot B$  are also Boolean expression

### Boolean Operators


P	Q	$\bar{P}$	P $\cdot$ Q	P+Q	P xor Q	P nand Q	P nor Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0



# DeMorgan's Theorem



$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad \overline{A + B} = \overline{A} \cdot \overline{B}$$

## Venn Diagram





## Gates

basic




derived




## Functionally complete set of gates

1. AND, OR, NOT
2. AND, NOT
3. OR, NOT
- ④ NAND
5. NOR


$$A + B = \overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$$



NOT



AND



OR

Combinational Circuit

output depends on input only

Sequential Circuit

output depends on input and past history of input (memory)

### Implementation of Boolean Functions

Ex.

	A	B	C	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

$\sum_{i=0}^7$   
 $\prod_{i=0}^7$

$$F(A,B,C) = \sum (2,3,6) \quad // \text{ sigma notation } //$$

↕ dual


$$F(A,B,C) = \prod (0,1,4,5,7) \quad // \text{ pi notation } //$$

$$\text{characteristic number} = (01001100)_2 = 76$$

Canonical Expression

(1) SOP (sum-of-product) form

$$f = \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot B \cdot \bar{C}$$



(2) POS (product-of-sum) form

$$f = (\bar{A} \bar{B} \bar{C}) \cdot (\bar{A} \bar{B} C) \cdot (A \bar{B} \bar{C}) \cdot (A \bar{B} C) \cdot (A B C)$$

$$= (A+B+C) (A+B+\bar{C}) (\bar{A}+B+C) (\bar{A}+B+\bar{C}) (\bar{A}+\bar{B}+\bar{C})$$

"Equivalent"


## Simplification

Ex.  $f = \bar{A} B \bar{C} + \bar{A} B C + A B \bar{C}$


### (1) Algebraic Simplification

$$\begin{aligned}
 f &= \bar{A} B \bar{C} + \bar{A} B C + A B \bar{C} \\
 &= \bar{A} B (\bar{C} + C) + A B \bar{C} \\
 &= \bar{A} B + A B \bar{C} = \bar{A} B + \underbrace{\bar{A} B \bar{C} + A B \bar{C}}_{\text{absorption}} \\
 &= \bar{A} B + B \bar{C} \\
 &= B (\bar{A} + \bar{C})
 \end{aligned}$$

### (2) Karnaugh Map (K-map)




Ex




Ex.

Table B.4 Truth Table for the One-Digit Packed Decimal Incrementer


Number	Input				Number	Output			
	A	B	C	D		W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
Don't care condition	1	0	1	0		d	d	d	d
	1	0	1	1		d	d	d	d
	1	1	0	0		d	d	d	d
	1	1	0	1		d	d	d	d
	1	1	1	0		d	d	d	d
	1	1	1	1		d	d	d	d




(a)  $W = A\bar{D} + \bar{A}BCD$



(b)  $X = B\bar{D} + B\bar{C} + \bar{B}CD$



(c)  $Y = \bar{A}\bar{C}D + \bar{A}C\bar{D}$



(d)  $Z = \bar{D}$

Figure B.10 Karnaugh Maps for the Incrementer


## Quine-McCluskey Method

$$F = \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D} + A\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D}$$

1000      1100      0110      1101      1001      0001      0000


✓ 0000	✓ -000	
✓ <u>1000</u> ✓	✓ 000-	(-00-)
✓ 0001 ✓	✓ 1-00	(1-0-)
✓ <u>1100</u> ✓	✓ 100- ✓	
(0110)	-001 ✓	
1001 ✓	110- ✓	
<u>1101</u> ✓	1-01 ✓	

### Prime Implicants




Essential Prime Implicants:  $F = \overline{A}B\overline{C}\overline{D} + \overline{B}\overline{C} + A\overline{C}$

Note.




## NAND (NOR) Implementation

$$\begin{aligned} f &= B \cdot (\bar{A} + \bar{C}) \\ &= \bar{A} \cdot B + B \cdot \bar{C} \\ &= \overline{\overline{\bar{A} \cdot B + B \cdot \bar{C}}} \\ &= \overline{\bar{A} \cdot B} \cdot \overline{B \cdot \bar{C}} \end{aligned}$$



## Exclusive-Or (XOR)



## Multiplexers

- multiple input, one output: signal control, data routing




Table 6.7 4-to-1 Multiplexer Truth Table

S2	S1	F
0	0	D0
0	1	D1
1	0	D2
1	1	D3

Figure 6.12 4-to-1 Multiplexer Representation.




Figure 6.13 Multiplexer Implementation.




Figure 6.14 Multiplexer Input to Program Counter.

## Decoders




Figure B.15 Decoder with 3 Inputs and  $2^3 = 8$  Outputs

Ex. Design 1 K byte memory with 4 256 byte RAM chips.

Address (MAR)	chip
00 00000000 — 00 11111111	0
01 00000000 — 01 11111111	1
10 00000000 — 10 11111111	2
11 00000000 — 11 11111111	3




Figure B.16 Address Decoding





Figure B.21 4-Bit Adder.



Binary Addition Truth Tables

$C_{in}$	A	B	Sum	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$\text{Sum} = \overline{A}B\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C}$$

$$\text{Carry} = AB + AC + BC$$



## Carry Lookahead

$$C_0 = A_0 B_0$$

$$C_1 = A_1 B_1 + C_0 (A_1 + B_1)$$

$$= A_1 B_1 + A_0 B_0 (A_1 + B_1)$$

$$= A_1 B_1 + A_0 B_0 A_1 + A_0 B_0 B_1$$

$$C_2 = A_2 B_2 + A_2 A_1 B_1 + A_2 A_1 A_0 B_0 + A_2 B_1 A_0 B_0 + B_2 A_1 B_1$$

$$+ B_2 A_1 A_0 B_0 + B_2 A_0 B_0 B_1$$

$$C_3 = A_3 B_3 + (A_3 + B_3) C_2$$

In general, carry lookahead is done only 4 to 8 bits at a time.

Ex. 32-bit adder using 8-bit adder





Figure B.23 Construction of a 32-Bit Adder Using 8-Bit Adders

## Clocks




Event (change of state)

- edge-triggered
  - rising edge
  - falling edge ✓
- level-triggered
  - low
  - high

## Feedback

- Output is fed back as an input to the same circuit.

Example.




## Sequential Circuit

- output depends on current input + past history of inputs


## Flip-flop (Latch)

- bistable state (0 or 1) → 1 bit memory
- two outputs, Q and  $\bar{Q}$

**The S-R Latch**



*Asynchronous*



*Synchronous*

**Table B.10 The S-R Latch**


(a) Characteristic Table			(b) Simplified Characteristic Table		
Current Inputs	Current State	Next State	S	R	$Q_{n+1}$
SR	$Q_n$	$Q_{n+1}$			
00	0	0	0	0	$Q_n$
00	1	1	0	1	0
01	0	0	1	0	1
01	1	0	1	1	—
10	0	1			
10	1	1			
11	0	—			
11	1	—			

**(c) Response to Series of Inputs**


$t$	0	1	2	3	4	5	6	7	8	9
S	1	0	0	0	0	0	0	0	1	0
R	0	0	0	1	0	0	1	0	0	0
$Q_{n+1}$	1	1	1	0	0	0	0	0	1	1

## D Flip-flop

- modification of S-R flip-flop
- data flip-flop, delay flip-flop




D	$Q_{n+1}$
0	0
1	1






# J-K Flip-flop

- universal flip-flop



J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$ toggle

Note. T flip-flop (toggle)  
- counting circuit



Implementation

Name	Graphic Symbol	Characteristic Table															
S-R		<table border="1"> <thead> <tr> <th>S</th> <th>R</th> <th><math>Q_{n+1}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td><math>Q_n</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>-</td> </tr> </tbody> </table>	S	R	$Q_{n+1}$	0	0	$Q_n$	0	1	0	1	0	1	1	1	-
S	R	$Q_{n+1}$															
0	0	$Q_n$															
0	1	0															
1	0	1															
1	1	-															
J-K		<table border="1"> <thead> <tr> <th>J</th> <th>K</th> <th><math>Q_{n+1}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td><math>Q_n</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td><math>\bar{Q}_n</math></td> </tr> </tbody> </table>	J	K	$Q_{n+1}$	0	0	$Q_n$	0	1	0	1	0	1	1	1	$\bar{Q}_n$
J	K	$Q_{n+1}$															
0	0	$Q_n$															
0	1	0															
1	0	1															
1	1	$\bar{Q}_n$															
D		<table border="1"> <thead> <tr> <th>D</th> <th><math>Q_{n+1}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	D	$Q_{n+1}$	0	0	1	1									
D	$Q_{n+1}$																
0	0																
1	1																


Figure B.29 Basic Flip-Flops

## Finite State Machine (FSM)


- **Moore Machine**
  - Edward Moore (1956)
  - Each state is associated with output
- **Mealy Machine**
  - George Mealy (1955)
  - Each transition is associated with output


Example. JK Flip-Flop

Moore




Mealy





**Figure B.30** 8-Bit Parallel Register





**Figure B.31** 5-Bit Shift Register

## Counters

### (1) Ripple Counter (Asynchronous Counter)

4-bit counter (Modulo 16 counter)



**Note**

edge-trigger (falling-edge → change)

By using reset, we can create any pulse train, such as 0-1-2-0-1-2...

### Synchronous Counters

Ex 3-bit counter : 0-1-2-3-4-5-6-7

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

Characteristic Table

$Q_n$	J	K	$Q_{n+1}$
0	0	d	0
0	1	d	1
1	d	1	0
1	d	0	1

Excitation Table

A	B	C	$J_a$	$K_a$	$J_b$	$K_b$	$J_c$	$K_c$
0	0	0	0	d	0	d	1	d
0	0	1	0	d	1	d	d	1
0	1	0	0	d	d	0	1	d
0	1	1	1	d	d	1	d	1
1	0	0	d	0	0	d	1	d
1	0	1	d	0	1	d	d	1
1	1	0	d	0	d	0	1	d
1	1	1	d	1	d	1	d	1

(a) Truth table

(b) Karnaugh maps

$J_a = BC$

		BC			
		00	01	11	10
A	0			1	
	1	d	d	d	d

$K_a = BC$

		BC			
		00	01	11	10
A	0	d	d	d	d
	1			1	

$J_b = C$

		BC			
		00	01	11	10
A	0		1	d	d
	1		1	d	d

$K_b = C$

		BC			
		00	01	11	10
A	0	d	d	1	
	1	d	d	1	

$J_c = 1$

		BC			
		00	01	11	10
A	0	1	d	d	1
	1	1	d	d	1

$K_c = 1$

		BC			
		00	01	11	10
A	0	d	1	1	d
	1	d	1	1	d

(c) Logic diagram




Figure B.33 Design of a Synchronous Counter