

Chapter 18 Parallel Processing

Taxonomy of Computer Architectures (Flynn's)

instruction stream – sequence of instructions that are executed
in a processing unit

data stream – sequence of operands that are manipulated in a processor

SISD - sequential (serial) computer

MISD - pipelined vector processor?

SIMD - array processor, hardware synchronization

MIMD - multiprocessor, most general, software synchronization

- Shared-memory multiprocessor (tightly-coupled)
 - shared memory through central switching mechanism
- Distributed-memory multicomputer (loosely-coupled)
 - shared memory is formed by combining local memories.
 - message passing





Figure : A typical SIMD architecture (a) and a typical MIMD architecture (b).

Arguments against parallel computing


- Minsky's conjecture (1973)

Speedup $\propto \log N$



- Amdahl's law (1967)

The maximum speedup of a parallel processor is limited by the fraction of serial instructions it has to execute.




$$\text{Speedup} = \frac{S + P}{\left(S + \frac{P}{N}\right)} = \frac{1}{\left(S + \frac{P}{N}\right)}$$

Ex $S = \frac{1}{10}$ $N = 100$ $S_p \cong 9.17$

$S = \frac{1}{100}$ $N = 100$ $S_p \cong 50.25$

$S = \frac{1}{100}$ $N = 1000$ $S_p \cong 91$

$S = \frac{2}{3}$ $N = 10$ $S_p \cong 1.42$




Gustafson-Barsis Law (1988)

- s and N (number of processor) are not independent of one another
- run time, not problem size, is fixed


$\left\{ \begin{array}{l} s: \text{ vector start-up, program loading,} \\ \quad \text{serial bottleneck, I/O} \\ p: \text{ scale up} \end{array} \right. \begin{array}{l} : \text{fixed} \\ : \text{variable} \end{array}$

- Fixed-size model:



$$Sp = \frac{1}{(s + p/N)}$$

- Scaled-size model:



$$Sp = (s + N p) / (s + p) = s + N \cdot p$$

Ex. $s = 2/3, N = 10$


$$Sp = 2/3 + 1/3 \cdot 10 = 4$$

Ref. Gustafson, Reevaluating Amdahl's Law
Comm. of the ACM, 31(3), May 1988, pp. 532-533

Processor Interconnection


Dynamic Interconnection Network

. Crossbar Switching Network



CMU C/imp
 Cray Y/MP
 Fujitsu VPP500






. Bus-based



Sequent Symmetry

Note. Performance vs. cost - tradeoff

. Multistage Interconnection Network






Figure A complete omega network connecting eight inputs and eight outputs.






Figure An eight-processor butterfly network.


Static Interconnection Network

- **Completely-connected network**




$$\frac{n(n-1)}{2}$$


- **Star-connected**




- **Linear (1-D)**




- **Ring**




• Tree Network








Processor communication: SEND/RECEIVE
 Summation in $\log N$ steps






Layout



• Mesh



• Hypercube



Performance Criteria

- (1) Latency
- (2) Bandwidth
- (3) Connectivity
- (4) Hardware cost
- (5) Reliability
- (6) Functionality

Goodness Measures

- maximum degree
- diameter
- bisection-width

Characteristics of various interconnection networks

Network	#nodes	#edges	Max.node.deg	Diameter	Bisection-width
Linear	n	$n - 1$	2	$n - 1$	1
Ring	n	n	2	$n / 2$	2
Star	n	$n - 1$	$n - 1$	2	-
2-D Mesh	$n \times n$				
2-D Torus	$n \times n$				
3-D Mesh	$n \times n \times n$				
3-D Torus	$n \times n \times n$				
Tree	$n = 2^k - 1$				
Double tree					
Hyper tree					
Pyramid	$n = (4k^2 - 1) / 3$				
Butterfly	$n = (k+1)2^k$				
Shuffle-xchg	$n = 2^k$				
Hypercube	$n = 2^k$				
Completely connected	n	$\frac{n(n-1)}{2}$	$n - 1$	1	$n^2 / 4$